


CHIPS AND INTELLIGENCE

LOW POWER VLSI DESIGN WITH
ARTIFICIAL INTELLIGENCE



EDITED BY

**ABHISHEK KUMAR, SMRITY DWIVEDI,
JYOTIRMOY PATHAK, JYOTI KANDPAL AND
SUMAN LATA TRIPATHI**



CRC Press
Taylor & Francis Group

Chips and Intelligence

The text provides a comprehensive and forward-looking exploration of the integration between low-power CMOS VLSI design and cutting-edge technologies such as artificial intelligence and machine learning.

- Explores how artificial intelligence techniques are revolutionizing VLSI design, focusing on optimizing low-power circuits and systems.
- Presents the latest advancements and research in both artificial intelligence and VLSI design, such as FinFET and nanosheet-based logic, analog integrated circuits design, and optimization with artificial intelligence.
- Offers perspectives on future trends and potential developments in the integration of artificial intelligence with VLSI design to reduce the complexity and time-consuming process of semiconductor IC design.
- Addresses techniques for achieving energy efficiency in both digital and analog components and presents future trends in low-power VLSI design.
- Discusses topics such as artificial intelligence-driven adaptive power management in VLSI design and neural networks in low-power VLSI architectures.

The text is primarily written for senior undergraduates, graduate students, and academic researchers in electrical engineering, electronics and communications engineering, microelectronics, VLSI design, artificial intelligence, computer science and engineering.

Smart Engineering Systems: Design and Applications

Series Editor: Suman Lata Tripathi

Internet of Things

Robotic and Drone Technology

Edited by Nitin Goyal, Sharad Sharma, Arun Kumar Rana and Suman Lata Tripathi

Smart Electrical Grid System

Design Principle, Modernization, and Techniques

Edited by Krishan Arora, Suman Lata Tripathi and Sanjeevikumar Padmanaban

Artificial Intelligence, Internet of Things (IoT) and Smart Materials for Energy Applications

Edited by Mohan Lal Kolhe, Kailash J. Karande and Sampat G. Deshmukh

Artificial Intelligence for Internet of Things

Design Principle, Modernization, and Techniques

Edited by N. Thillaiarasu, Suman Lata Tripathi and V. Dhinakaran

Machine Learning and Internet of Things in Solar Power Generation

Edited by Prabha Umamathy, Jude Hemanth, Shelej Khera, Abinaya Inbamani and Suman Lata Tripathi

Microgrid

Design, Optimization, and Applications

Edited by Amit Kumar Pandey, Sanjeevikumar Padmanaban, Suman Lata Tripathi, Vivek Patel and Vikas Patel

Transforming Agriculture with Emerging Technologies for a Sustainable Future

Edited by Shanu Sharma, Ayushi Prakash, Sandhya Avasthi and Vijayan Sugumaran

Photovoltaic Materials

Synthesis, Characterizations and Applications

Edited by Sampat G. Deshmukh, Suman Lata Tripathi and Abhishek Kumar

Sustainable Technologies and Devices for Next Generation Wireless Communication

Edited by Indu Bala, Ghanshyam Singh and Suman Lata Tripathi

Chips and Intelligence

Low Power VLSI Design with Artificial Intelligence

Edited by Abhishek Kumar, Smrity Dwivedi, Jyotirmoy Pathak, Jyoti Kandpal and Suman Lata Tripathi

Chips and Intelligence

Low Power VLSI Design with Artificial Intelligence

Edited by
Abhishek Kumar,
Smrity Dwivedi,
Jyotirmoy Pathak,
Jyoti Kandpal and
Suman Lata Tripathi



CRC Press

Taylor & Francis Group

Boca Raton London New York

CRC Press is an imprint of the
Taylor & Francis Group, an **informa** business

Designed cover image: Shutterstock

First edition published 2027

by CRC Press

2385 NW Executive Center Drive, Suite 320, Boca Raton FL 33431

and by CRC Press

4 Park Square, Milton Park, Abingdon, Oxon, OX14 4RN

CRC Press is an imprint of Taylor & Francis Group, LLC

© 2027 selection and editorial matter, Abhishek Kumar, Smrity Dwivedi, Jyotirmoy Pathak, Jyoti Kandpal, Suman Lata Tripathi, individual chapters, the contributors

Reasonable efforts have been made to publish reliable data and information, but the author and publisher cannot assume responsibility for the validity of all materials or the consequences of their use. The authors and publishers have attempted to trace the copyright holders of all material reproduced in this publication and apologize to copyright holders if permission to publish in this form has not been obtained. If any copyright material has not been acknowledged please write and let us know so we may rectify in any future reprint.

Except as permitted under U.S. Copyright Law, no part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, access www.copyright.com or contact the Copyright Clearance Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. For works that are not available on CCC please contact mpkbookpermissions@tandf.co.uk

For Product Safety Concerns and Information please contact our EU representative GPSR@taylorandfrancis.com. Taylor & Francis Verlag GmbH, Kaufingerstraße 24, 80331 München, Germany.

Trademark notice: Product or corporate names may be trademarks or registered trademarks and are used only for identification and explanation without intent to infringe.

ISBN: 978-1-041-17097-6 (hbk)

ISBN: 978-1-041-17096-9 (pbk)

ISBN: 978-1-003-68792-4 (ebk)

DOI: 10.1201/9781003687924

Typeset in Sabon

by SPi Technologies India Pvt Ltd (Straive)

Contents

<i>Preface</i>	vii
<i>Editor biographies</i>	viii
<i>List of contributors</i>	xi
1 Foundations of low-power VLSI	1
GOKUL CHANDRASEKARAN, KANDASAMY KAVIN KUMAR, SELVAM PRAGADESWARAN, THANGARAJ RAJASEKARAN, VANCHINATHAN KUMARASAMY, AND SUBRAMANIAM SUDHA	
2 Revolutionizing VLSI design through artificial intelligence for low-power applications	22
HANSA RAJPUT	
3 Approximate computing techniques in machine learning architectures	53
JYOTI KANDPAL AND DIVYA SHARMA	
4 AI and ML-based design methodologies for power-constrained integrated circuits	73
NIKHLESH KUMAR MISHRA	
5 Neuromorphic computing in low-power CMOS VLSI circuits	105
SHRISH BAJPAL, NAIMUR RAHMAN KIDWAI, AND DIGIMA MUSTAPHA	
6 Design of low-power approximate multiplier for error-tolerant applications	125
PARTHIBARAJ ANGURAJ AND THIRUVENKADAM KRISHNAN	

7	AI-driven optimization strategies for ring voltage-controlled oscillators: Methods, challenges, and future directions	145
	DEVARSHI MRINAL DAS, RAJASEKHAR NAGULAPALLI, MAYANK KUMAR SINGH, AND MAHENDRA SAKARE	
8	AI-driven adaptive power management in VLSI design	164
	ARADHANA MISRA, RAJDEEP SAIKIA, AND MANASH PRATIM SARMA	
9	Predicting MOSFET behavior using regression techniques for efficient VLSI circuit modeling	195
	CHALLA CHANDRIKA, PAGOTI SIRISH KUMAR, SAI KIRAN ORUGANTI, AND SARIN VIJAY MYTHRY	
10	I/O pad integrity in energy-efficient neuromorphic chips	217
	ARFAN GHANI	
11	Low-power three-stage operational amplifier using reverse nested frequency compensation for biomedical devices in 45 nm technology	249
	VAIBHAV AND RAJ KUMAR TIWARI	
12	An intensive study on approximate computing for machine learning	267
	JAYARAMAN SARANYA, MOHAN SANJIT, AND SAKTHI SAMITA	
13	Hardware ecosystem for AI: GPU, TPU, and Beyond	287
	M. K. APARNA NAIR, MINU A. PILLAI, S. KALA, AND S. NALESH	
14	Design and analysis of an AI-enhanced low-power current-mode 8-bit DAC for VLSI circuits	311
	SOMENATH DUTTA, KAMANASHIS GOSWAMI, AND HARAPRASAD MONDAL	
15	FPGA acceleration for deep learning: Architecture, design flow, and real-world applications	336
	ABHISHEK KUMAR AND KIRTAN SWAMI	
	<i>Index</i>	357

Chapter 5 : Neuromorphic Computing in Low Power CMOS VLSI Circuits

Digima Mustapha^{1,2}, Shrish Bajpai³, Naimur Rahman Kidwai⁴

^{1,3,4} Electronics & Communication Engineering Department, Faculty of Engineering & Information Technology, Integral University, Lucknow, Uttar Pradesh, India

² Department of Computer Engineering, University of Maiduguri, Maiduguri, Borno, Nigeria

^{1,2} digima@unimaid.edu.ng⁰⁰⁰⁹⁻⁰⁰⁰⁴⁻⁷¹⁶³⁻⁸⁴¹², ³ shrishbajpai@gmail.com⁰⁰⁰⁰⁻⁰⁰⁰¹⁻⁵⁵⁹⁸⁻¹⁹⁴⁰, ⁴ naimkidwai@gmail.com⁰⁰⁰⁰⁻⁰⁰⁰²⁻²⁶⁰⁶⁻⁷⁴⁰¹

Abstract: Neuromorphic computing, which attempts to emulate biological neural networks, offers a highly promising way to solve some of the problems with the traditional von Neumann architectures we have known for decades. The chapter explores how some of the principles of neuromorphic computing can be applied to low power CMOS VLSI circuits and spaces to serve the need for pragmatic, energy efficient, high-performance computing systems. Beginning with the concepts of what neuromorphic computing represents and its promise for transforming artificial intelligence and machine learning applications, the chapter continues to look at how to address the design and performance aspects of forming neuromorphic architectures with CMOS technology, including minimizing power consumption, scalability, or performance improvements. The chapter assesses transistor-level approaches to construct the building blocks of neuromorphic computing, including artificial neurons and synapses, all while operating within the restrictions of available CMOS processes. The chapter also looks into some interesting areas, including memristors and phase-change materials for their application into CMOS circuits under neuromorphic computing paradigm. It also examines diving into newer circuit levies and design strategies that emphasize learning and signal processing efficiency perspectives as functionally distributed computational systems. We describe several case study examples of effective CMOS implementations of neuromorphic computing systems, and this chapter suggests types of applications suited for neuromorphic computing in areas including sensory processing and pattern recognition for environments identified as autonomous actors. To sum up, the chapter ends with a discussion of avenues for future research and some anticipated effects of neuromorphic CMOS circuits on next-generation computing paradigms, particularly with regard to ways they might inform the future use of low-power, brain-inspired computing solutions for a variety of uses.

Keywords: Neuromorphic systems; MOS integrated circuits; Sensor networks; Low power electronics; Smart sensors