Repository logo
Communities & Collections
All of DSpace
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Imran Ullah Khan, Somendra Shukla, Rani Kiran, Nupur Mittal, Mohd. Amir Ansari"

Filter results by typing the first few letters
Now showing 1 - 1 of 1
  • Results Per Page
  • Sort Options
  • Thumbnail Image
    Item
    Simulation of Carbon Nanotube FETs for Power-Efficient Digital Circuits
    (IEEE, 2026-01-23) Imran Ullah Khan, Somendra Shukla, Rani Kiran, Nupur Mittal, Mohd. Amir Ansari
    This work addresses the limitations of silicon scaling by exploring Carbon Nanotube FETs (CNTFETs) as alternatives. Schottky Barrier CNTFETs (SBCNTFETs) suffer from ambipolar currents, which reduce the Ion/Ioff ratio; this can be improved through optimised design parameters. A Double Gate (DG) structure is modelled to enhance gate control, achieving better Ion/Ioff ratio (5.55×105) and subthreshold swing (87.3mV/ decade). A mathematical model for DG-SBCNTFET is developed and validated with Nano TCAD ViDES simulations. Using optimised parameters, a DG-SBCNTFET-based 6T SRAM cell is designed and simulated in HSPICE, demonstrating 20% lower power dissipation compared to a conventional CNTFET SRAM cell without compromising stability.

DSpace software copyright © 2002-2026 LYRASIS

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify