Normal view MARC view ISBD view

Routing Congestion in VLSI Circuits :estimation and optimization

Saxena, Prashant

Routing Congestion in VLSI Circuits :estimation and optimization [Text] Prashana Saxena, Rupesh S. Sheler and Sachin S. Sapatnekar - New Delhi Springer 2010 - 248p; 25cm.

index included

ISBN: 9788181812857 0.00

Subjects--Topical Terms:
VLSI Circuits.

Index Terms--Curriculum Objective:
Electronic Communication

Dewey Class. No.: 621.395 / SAX/R

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)