Normal view MARC view ISBD view

Design and Simulation of Low Power Array Multiplier

Gupta, Kalpana

Design and Simulation of Low Power Array Multiplier Kalpana Gupta; Guided by Shailendra Kumar - Lucknow Integral University 2012 - 77p;m 30cm

Include Abstract,CD & References

Subjects--Topical Terms:

Index Terms--Curriculum Objective:

Dewey Class. No.: 621.3 / GUP/D

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)