Normal view MARC view ISBD view

CMOS Instrumentation Amplifier (UPTO YOKOTO Level) With DC Offset Reduction Ahmad Sadab; Guided by Mohd. Khursheed Siddiqui & Mohammad Asim

By:

Material type: Text

TextLanguage: English Publication details: Lucknow Integral University 2015Description: 73p; 30cmSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Notes	Date due	Barcode
Dissertation-Master Degree	CENTRAL LIBRARY	ELECTRICAL	621.3 AHM/C (Browse shelf(Opens below))	Not For Loan	Electrical Engineering		DM1159

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.3 ABD/D Design and Implementation of Low Power 8-bit Carry-look ahead adder using Static CMOS Login and Adiabatic Logic	621.3 ABD/D Discrimination Between Inrush and Fault current in Power Transformation by Using Fuzzy Logic	621.3 ABU/D Design and Implementation of FIR Filter using VHDL	621.3 AHM/C CMOS Instrumentation Amplifier (UPTO YOKOTO Level) With DC Offset Reduction	621.3 AHS/H Highly Efficient Quatro 10t SRAM Cell with Soft Error Robustness and High Signal to Noise Margin	621.3 AMS/N Noise Reduction in Speech Signal using Window Technique	621.3 ANI/D Design and Development of Low Power Pipelined Multiplier	Next

Include Abstract & References

There are no comments on this title.

to post a comment.