Normal view MARC view ISBD view

Design and Characterization of Parallel Prefix Adders UsingFPGA Veer Vijay Vikram Singh Guided by Imran Ullah Khan

By:

Material type: Text

TextLanguage: English Publication details: Lucknow Integral University 2018Description: 50p. ;30cmSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Date due	Barcode
Dissertation-Master Degree	CENTRAL LIBRARY	ELECTRONIC	621.38072 SIN/D (Browse shelf(Opens below))	Not for loan		DM1686

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.38072 SAB/C Comparative Analysis of Multi Biometric Fusion Methods within Multi-Modal System	621.38072 SAF/D Design and Performance Analysis of 100 KW On-Grid PV System	621.38072 SIN/B BER analysis of BPSK, QPSK, QAM based on OFDM System	621.38072 SIN/D Design and Characterization of Parallel Prefix Adders UsingFPGA	621.38072 SIN/E Effect of Bypass Diode Under Partial Shading in SPV Module	621.38072 SIN/F Finite State Machine Based Vending Machine Using VHDL	621.38072 SRI/M Multiple-Input Floating Gate MOS Transistor Based Differential Pair Design	Next

With CD

There are no comments on this title.

to post a comment.